HIGH SPEED HARDWARE IMPLEMENTATION OF A HEURISTIC 2D

RECTANGLE PLACEMENT ALGORITHM

Amina Y. Maarouf
Computer Science and Mathematics Division
Lebanese American University
P.O. Box 13-5053 Chouran 1102 2801
Beirut, Lebanon
amina maarouf@lau.edu.lb

Issam W. Damaj
Electrical and Computer Eng'g Department
Hariri Canadian Academy for Sciences and Technology
P.O. Box 10 Damour 2010
Shouf – Lebanon
damajiw@hariricanadian.edu.lb

Abstract

Many areas of industry involve computationally intensive layout design problems. A high performance computing system for swiftly generating and analyzing layout alternatives is much desired. The performance of such a system is largely affected by the efficiency of the placement algorithm and its degree of parallelism, and the employed hardware platform. In this paper, we present parallelization and high speed hardware implementation of a heuristic 2D rectangle placement algorithm. A performance analysis and evaluation of the suggested mapping onto reconfigurable hardware is also presented.

Keywords

Reconfigurable computing, Parallel Processing, Hardware Design, Layout Design, Placement Heuristics.