

OPTIMIZING FIR FILTER MAPPING ON THE MORPHOSYS RECONFIGURABLE SYSTEM

H. Diab and I. Damaj

diab@aub.edu.lb; id01@aub.edu.lb

Department of Electrical and Computer Eng'g
Faculty of Engineering and Architecture
American University of Beirut
Beirut, Lebanon

F. Kurdahi

kurdahi@ece.uci.edu

Department of Electrical and Computer Eng'g
University of California, Irvine
CA 92697
U.S.A.

ABSTRACT

This paper proposes an optimized mapping of the FIR filter algorithm that enhances the rate of a reconfigurable computer over a basic mapping previously proposed [1]. It also presents a new interconnection scheme in the reconfigurable part of MorphoSys, a reconfigurable computing system [2]. Reconfigurable computing (RC) is introduced, followed by the MorphoSys RC system. Two optimized FIR mappings are then presented which deliver enhanced speed. A spreadsheet model will detail the modification and the improvement. The speedup achieved is also explained as well as the advantages in the mapping of the application.

Keywords: FIR Filter, Digital Signal Processing, MorphoSys, Reconfigurable Computing